IEEE HOME I SEARCH IEEE I SHOP I WEB ACCOUNT I CONTACT IEEE   ◆IEEE

Membership   Publications/Services   Standards   Conferences   Careers/Jobs

IEEE Xplore®
RELEASE 1.8

Welcome
United States Patent and Trademark Office

>> Se.

Help   FAQ   Terms   IEEE Peer Review   Quick Links

Welcome to IEEE Xplore®

○- Home
○- What Can
   I Access?
○- Log-out

Tables of Contents

○- Journals
   & Magazines
○- Conference
   Proceedings
○- Standards

Search

○- By Author
○- Basic
○- Advanced
○- CrossRef

Member Services

○- Join IEEE
○- Establish IEEE
   Web Account
○- Access the
   IEEE Member
   Digital Library

IEEE Enterprise

○- Access the
   IEEE Enterprise
   File Cabinet

🖴 Print Format

Your search matched **18** of **1124699** documents.
A maximum of **500** results are displayed, **15** to a page, sorted by **Relevance Descending** order.

Refine This Search:
You may refine your search by editing the current search expression or enterii new one in the text box.

vhdl <and> verilog <and> compar*   `Search`

☑ Check to search within this result set

Results Key:
JNL = Journal or Magazine   **CNF** = Conference   **STD** = Standard

---

1 **VHDL and Verilog compared and contrasted-plus modeled example written in VHDL, Verilog and C**
Smith, D.J.;
Design Automation Conference Proceedings 1996, 33rd , 3-7 June 1996
Pages:771 - 776

[Abstract]   [PDF Full-Text (468 KB)]   **IEEE CNF**

---

2 **Benchmark descriptions for comparing the performance of Verilog a VHDL simulators**
Coumeri, S.L.; Thomas, D.E.;
Verilog HDL Conference, 1994., International , 14-16 March 1994
Pages:37 - 42

[Abstract]   [PDF Full-Text (344 KB)]   **IEEE CNF**

---

3 **Evaluation criteria of HDLs: VHDL compared to Verilog, UDL/I and M**
Maginot, S.;
Design Automation Conference, 1992. EURO-VHDL '92, EURO-DAC '92. European , 7-10 Sept. 1992
Pages:746 - 751

[Abstract]   [PDF Full-Text (500 KB)]   **IEEE CNF**

---

4 **Rapid BSIM model implementation with VHDL-AMS/Verilog-AMS an(MCAST compact model compiler**
Zhou, L.; Hu, B.P.; Wan, B.; Shi, C.J.R.;
SOC Conference, 2003. Proceedings. IEEE International [Systems-on-Chip] , :
Sept. 2003
Pages:285 - 286

[Abstract]   [PDF Full-Text (245 KB)]   IEEE CNF

5 Correlating software modelling and hardware responses for VHDL ai Verilog based designs
Wunnava, S.V.; Sanchez, I.;
Southeastcon '99. Proceedings. IEEE , 25-28 March 1999
Pages:122 - 125

[Abstract]   [PDF Full-Text (244 KB)]   IEEE CNF

6 Choosing a digital simulator
Hillawi, J.;
Design Automation Conference 1997. Proceedings of the ASP-DAC '97. Asia ai South Pacific , 28-31 Jan. 1997
Pages:371 - 376

[Abstract]   [PDF Full-Text (540 KB)]   IEEE CNF

7 Behavioural modelling of mixed-signal circuits using PWL waveform
Long, D.I.;
Mixed-Signal AHDL/VHDL Modelling and Synthesis (Ref. No: 1997/331), IEE Colloquium on , 19 Nov. 1997
Pages:2/1 - 2/6

[Abstract]   [PDF Full-Text (456 KB)]   IEE CNF

8 From specification validation to hardware testing: a unified method
Al Hayek, G.; Robach, C.;
Test Conference, 1996. Proceedings., International , 20-25 Oct. 1996
Pages:885 - 893

[Abstract]   [PDF Full-Text (864 KB)]   IEEE CNF

9 MCAST: an abstract-syntax-tree based model compiler for circuit simulation
Wan, B.; Hu, B.P.; Zhou, L.; Shi, C.-J.R.;
Custom Integrated Circuits Conference, 2003. Proceedings of the IEEE 2003 , Sept. 2003
Pages:249 - 252

[Abstract]   [PDF Full-Text (327 KB)]   IEEE CNF

10 Speedup analysis in simulation-emulation co-operation
Miremadi, S.G.; Sarmadi, S.B.; Asadi, G.;
Field-Programmable Technology, 2002. (FPT). Proceedings. 2002 IEEE Interna Conference on , 16-18 Dec. 2002
Pages:394 - 398

[Abstract]   [PDF Full-Text (358 KB)]   IEEE CNF

11 Modeling and simulation of the SDC data collection chip
Hughes, E.; Tharakan, G.; Downing, R.; Haney, M.; Golin, E.; Jones, L.; Knap

Thaler, J.;
Nuclear Science, IEEE Transactions on , Volume: 39 , Issue: 2 , April 1992
Pages:130 - 137

[Abstract]   [PDF Full-Text (660 KB)]   **IEEE JNL**

---

12 Low power showdown: comparison of five DSP platforms implemen an LPC speech codec
Hwang, D.; Mittelsteadt, C.; Verbauwhede, I.;
Acoustics, Speech, and Signal Processing, 2001. Proceedings. (ICASSP '01). 2
IEEE International Conference on , Volume: 2 , 7-11 May 2001
Pages:1125 - 1128 vol.2

[Abstract]   [PDF Full-Text (352 KB)]   **IEEE CNF**

---

13 Dynamic power estimation using the probabilistic contribution mea (PCM)
Hoon-Sang Jin; Myung-Soo Jang; Jin-Suk Song; Jin-Yong Lee; Taek-Sao Ki; J
Taek Kong;
Low Power Electronics and Design, 1999. Proceedings. 1999 International
Symposium on , 16-17 Aug. 1999
Pages:279 - 281

[Abstract]   [PDF Full-Text (204 KB)]   **IEEE CNF**

---

14 Implementing C designs in hardware: a full-featured ANSI C to RTL Verilog compiler in action
Soderman, D.; Panchul, Y.;
Verilog HDL Conference and VHDL International Users Forum, 1998. IVC/VIUF
Proceedings., 1998 International , 16-19 March 1998
Pages:22 - 29

[Abstract]   [PDF Full-Text (600 KB)]   **IEEE CNF**

---

15 Low complexity bit parallel architectures for polynomial basis multiplication over GF(2m)
Reyhani-Masoleh, A.; Hasan, M.A.;
Computers, IEEE Transactions on , Volume: 53 , Issue: 8 , Aug. 2004
Pages:945 - 959

[Abstract]   [PDF Full-Text (1760 KB)]   **IEEE JNL**

---

1 2 Next